Results 1 to 10 of 13

Thread: Low Power War, Round 3: Performance on BOINC

Threaded View

Previous Post Previous Post   Next Post Next Post
  1. #11
    Join Date
    Sep 2010
    Location
    Leiden, the Netherlands
    Posts
    4,472

    Low-Power war: Instruction sets

    Feature AMD AM1 AMD since Year Intel Bay Trail Intel Brasswell Intel since Year
    MMX
    Yes
    AMD K6
    1997
    Yes
    Yes
    P5 Pentium MMX
    1996
    SSE
    Yes
    AMD K8 Athlon 64
    Clawhammer/Sledgehammer
    2003
    Yes
    Yes
    Pentium III
    1999
    SSE2
    Yes
    AMD K8 Athlon 64
    Clawhammer/Sledgehammer
    2003
    Yes
    Yes
    Pentium 4 Willamette
    2000
    AMD64/EM64T
    Yes
    AMD K8 Athlon 64
    Clawhammer/Sledgehammer
    2003
    Yes
    Yes
    Pentium 4 Prescott
    2004
    SSE3
    Yes
    AMD K8 Athlon 64
    Venice/San Diego
    2005
    Yes
    Yes
    Pentium 4 Prescott
    2004
    AMD-V/Intel-VTx
    Yes
    AMD K8 Athlon 64
    Orleans/Windsor
    2006
    Yes
    Yes
    Pentium 4 Prescott
    2004
    SSE4a
    Yes
    AMD K10 Barcelona
    Phenom Agena
    2007
    No
    No
    BMI1
    Yes
    AMD K10 Barcelona
    Phenom II Thuban
    2010
    No
    No
    Intel Core2 Nehalem
    2008
    SSSE3
    Yes
    AMD Bulldozer
    2011
    Yes
    Yes
    Intel Core1 (Xeon Woodcrest)
    2006
    SSE4.1
    Yes
    AMD Bulldozer
    2011
    Yes
    Yes
    Intel Core2 Penryn
    2007
    SSE4.2
    Yes
    AMD Bulldozer
    2011
    Yes
    Yes
    Intel Core2 Nehalem
    2008
    AES(e.g. CLMUL)
    Yes
    AMD Bulldozer
    2011
    No
    No
    Intel Xeon Gulftown
    (Westmere-EP)
    2010
    AVX
    Yes
    AMD Bulldozer
    2011
    No
    No
    Intel Core2 Sandy Bridge
    2011
    F16C
    Yes
    AMD Bulldozer
    2011
    No
    No
    Intel Core2 Ivy Bridge
    2012

    In the next round Intel will introduce its Apollo Lake SOCs, while AMD will hopefully have a new 25 Watt TDP (or less) Stoney Ridge SOC for Socket AM4
    (or, preferably, still for Socket AM1, since memory controller, north- and southbridge are all integrated in the SOC)
    Last edited by Dirk Broer; 06-26-2016 at 09:37 PM.


Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •